Double-Balanced Graphene Integrated Mixer with Outstanding Linearity

Nano Lett. 2015 Oct 14;15(10):6677-82. doi: 10.1021/acs.nanolett.5b02503. Epub 2015 Sep 22.

Abstract

A monolithic double-balanced graphene mixer integrated circuit (IC) has been successfully designed and fabricated. The IC adopted the cross-coupled resistive mixer topology, integrating four 500 nm-gate-length graphene field-effect transistors (GFETs), four on-chip inductors, and four on-chip capacitors. Passive-first-active-last fabrication flow was developed on 200 mm CMOS wafers. CMOS back-end-of-line processes were utilized to realize most fabrication steps followed by GFET-customized processes. Test results show excellent output spectrum purity with suppressed radio frequency (RF) and local oscillation (LO) signals feedthroughs, and third-order input intercept (IIP3) reaches as high as 21 dBm. The results are compared with a fabricated single-GEFT mixer, which generates IIP3 of 16.5 dBm. Stand-alone 500 nm-gate-length GFETs feature cutoff frequency 22 GHz and maximum oscillation frequency 20.7 GHz RF performance. The double-balanced mixer IC operated with off-chip baluns realizing a print-circuit-board level electronic system. It demonstrates graphene's potential to compete with other semiconductor technologies in RF front-end applications.

Keywords: Graphene; RF electronics; integrated circuit; mixer.

Publication types

  • Research Support, Non-U.S. Gov't