"A multigigabit backplane transceiver core in 0.13-μm CMOS with a ..."

Kannan Krishna et al. (2005)

> Startseite

Details and statistics

DOI: 10.1109/JSSC.2005.856574

access: closed

type: Journal Article

metadata version: 2022-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KrishnaYCJLPSSS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KrishnaYCJLPSSS05
Kannan Krishna, David A. Yokoyama-Martin, Aaron Caffee, Chris Jones, Mat Loikkanen, James Parker, Ross Segelken, Jeff L. Sonntag, John T. Stonick, Steve Titus, Daniel Weinlader, Skye Wolfer:
A multigigabit backplane transceiver core in 0.13-μm CMOS with a power-efficient equalization architecture. IEEE J. Solid State Circuits 40(12): 2658-2666 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.