Jump to content

Sunway (processor): Difference between revisions

From Wikipedia, the free encyclopedia
Content deleted Content added
m the quote seems to be a typo
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
{{Short description|Series of computer microprocessors developed by Jiāngnán Computing Lab}}
{{Short description|Series of computer microprocessors developed by Jiāngnán Computing Lab}}
{{Other uses|Sunway (disambiguation){{!}}Sunway}}
{{Other uses|Sunway (disambiguation){{!}}Sunway}}
'''Sunway''', or '''ShenWei''', ({{zh|s=威}}), is a series of computer [[microprocessor]]s, developed by Jiangnan Computing Lab ({{lang|zh|江南计算技术研究所}}) in [[Wuxi]], [[China]].<ref name="chinamoneynetwork">{{cite news |last1=Wu |first1=Yimian |title=China Supports Local Semiconductor Firms By Adding Them To Government Procurement List |url=https://www.chinamoneynetwork.com/2018/05/23/china-supports-local-semiconductor-firms-by-adding-them-to-government-procurement-list |access-date=31 May 2018 |publisher=China Money Network |date=23 May 2018}}</ref> It uses a [[reduced instruction set computer]] (RISC) architecture, but details are still sparse.
'''Sunway''', or '''ShenWei''', ({{zh|s=威}}), is a series of computer [[microprocessor]]s, developed by Jiangnan Computing Lab ({{lang|zh|江南计算技术研究所}}) in [[Wuxi]], [[China]].<ref name="chinamoneynetwork">{{cite news |last1=Wu |first1=Yimian |title=China Supports Local Semiconductor Firms By Adding Them To Government Procurement List |url=https://www.chinamoneynetwork.com/2018/05/23/china-supports-local-semiconductor-firms-by-adding-them-to-government-procurement-list |access-date=31 May 2018 |publisher=China Money Network |date=23 May 2018}}</ref> It uses a [[reduced instruction set computer]] (RISC) architecture, but details are still sparse.


== History ==
== History ==
Line 42: Line 42:
* Fourth generation, 2016
* Fourth generation, 2016
* 64-bit RISC processor
* 64-bit RISC processor
* [[Manycore processor|Manycore]] architecture, with 4 CPU clusters on a chip, each comprising 64 lightweight compute CPUs with an additional management CPU, linked by a [[network-on-a-chip]]<ref>{{Cite journal| last1 = Fu| first1 = Haohuan| last2 = Liao| first2 = Junfeng| last3 = Yang| first3 = Jinzhe| last4 = Wang| first4 = Lanning| last5 = Song| first5 = Zhenya| last6 = Huang| first6 = Xiaomeng| last7 = Yang| first7 = Chao| last8 = Xue| first8 = Wei| last9 = Liu| first9 = Fangfang| last10 = Qiao| first10 = Fangli| last11 = Zhao| first11 = Wei| last12 = Yin| first12 = Xunqiang| last13 = Hou| first13 = Chaofeng| last14 = Zhang| first14 = Chenglong| last15 = Ge| first15 = Wei| last16 = Zhang| first16 = Jian| last17 = Wang| first17 = Yangang| last18 = Zhou| first18 = Chunbo| last19 = Yang| first19 = Guangwen|date=2016|title=The Sunway TaihuLight Supercomputer: System and Applications|journal=Sci. China Inf. Sci.| volume = 59| issue = 7|doi=10.1007/s11432-016-5588-7| doi-access = }}</ref>
* [[Manycore processor|Manycore]] architecture, with 4 CPU clusters on a chip, each comprising 64 lightweight compute CPUs with an additional management CPU, linked by a [[network-on-a-chip]]<ref>{{Cite journal| last1 = Fu| first1 = Haohuan| last2 = Liao| first2 = Junfeng| last3 = Yang| first3 = Jinzhe| last4 = Wang| first4 = Lanning| last5 = Song| first5 = Zhenya| last6 = Huang| first6 = Xiaomeng| last7 = Yang| first7 = Chao| last8 = Xue| first8 = Wei| last9 = Liu| first9 = Fangfang| last10 = Qiao| first10 = Fangli| last11 = Zhao| first11 = Wei| last12 = Yin| first12 = Xunqiang| last13 = Hou| first13 = Chaofeng| last14 = Zhang| first14 = Chenglong| last15 = Ge| first15 = Wei| last16 = Zhang| first16 = Jian| last17 = Wang| first17 = Yangang| last18 = Zhou| first18 = Chunbo| last19 = Yang| first19 = Guangwen|date=2016|title=The Sunway TaihuLight Supercomputer: System and Applications|journal=Sci. China Inf. Sci.| volume = 59| issue = 7|doi=10.1007/s11432-016-5588-7| doi-access = | s2cid = 14751921}}</ref>


==See also==
==See also==

Latest revision as of 08:15, 14 February 2024

Sunway, or ShenWei, (Chinese: 申威), is a series of computer microprocessors, developed by Jiangnan Computing Lab (江南计算技术研究所) in Wuxi, China.[1] It uses a reduced instruction set computer (RISC) architecture, but details are still sparse.

History

[edit]

The Sunway series microprocessors were developed mainly for the use of the military of the People's Republic of China. It is expressed on online forums that the original microarchitecture is believed to be inspired by the DEC Alpha.[2][better source needed] The SW-3 is thought especially to be based on the Alpha 21164.[3]

Jack Dongarra states about the follow-on SW26010, the "ShenWei-64 Instruction Set (this is NOT related to the DEC Alpha instruction set)", and doesn't say it's a new instruction set from the three prior generations he names;[4][5] although precise details of the instruction set are unknown.

Sunway SW-1

[edit]
  • First generation, 2006
  • Single-core
  • 900 MHz

Sunway SW-2

[edit]
  • Second generation, 2008
  • Dual-core
  • 1400 MHz
  • SMIC 130 nm process
  • 70–100 W

Sunway SW-3, SW1600

[edit]
  • Third generation, 2010
  • 16-core, 64-bit RISC[6]
  • 975–1200 MHz[6]
  • 65 nm process
  • 140.8 GFLOPS @ 1.1 GHz
  • Max memory capacity: 16 GB
  • Peak memory bandwidth: 68 GB/s
  • Quad-channel 128-bit DDR3
  • Four-issue superscalar
  • Two integer and two floating-point execution units
  • 7-stage integer pipeline and 10-stage floating-point pipeline
  • 43-bit virtual address and 40-bit physical address
  • Up to 8 TB virtual memory and 1 TB of physical memory supported
  • L1 cache: 8 KB instruction cache and 8 KB data cache[6]
  • L2 cache: 96 KB[6]
  • 128-bit system bus

Sunway SW26010

[edit]
  • Fourth generation, 2016
  • 64-bit RISC processor
  • Manycore architecture, with 4 CPU clusters on a chip, each comprising 64 lightweight compute CPUs with an additional management CPU, linked by a network-on-a-chip[7]

See also

[edit]

References

[edit]
  1. ^ Wu, Yimian (23 May 2018). "China Supports Local Semiconductor Firms By Adding Them To Government Procurement List". China Money Network. Retrieved 31 May 2018.
  2. ^ hswz (2009-05-04). "Jiangnan Computing Lab's Civilian CPU Debut - SW-1". bbs.lemote.com. Retrieved 2011-10-31.
  3. ^ Hung-Sheng Tsao (2011-10-29). "SW1600 and Alpha 21164". LaoTsao's Weblog. Retrieved 2011-10-29.
  4. ^ Dongarra, Jack (2016-06-20). "Report on the Sunway TaihuLight System" (PDF). www.netlib.org. Retrieved 2016-06-20.
  5. ^ Hemsoth, Nicole (20 June 2016). "A Look Inside China's Chart-Topping New Supercomputer". The Next Platform. Retrieved 4 July 2016.
  6. ^ a b c d Novakovic, Nebojsa (2011-12-26). "Chinese high end CPUs are now in the game – details: Part 2, Alpha". VR-Zone. Retrieved 2016-06-22.
  7. ^ Fu, Haohuan; Liao, Junfeng; Yang, Jinzhe; Wang, Lanning; Song, Zhenya; Huang, Xiaomeng; Yang, Chao; Xue, Wei; Liu, Fangfang; Qiao, Fangli; Zhao, Wei; Yin, Xunqiang; Hou, Chaofeng; Zhang, Chenglong; Ge, Wei; Zhang, Jian; Wang, Yangang; Zhou, Chunbo; Yang, Guangwen (2016). "The Sunway TaihuLight Supercomputer: System and Applications". Sci. China Inf. Sci. 59 (7). doi:10.1007/s11432-016-5588-7. S2CID 14751921.