Jump to content

FR-V (microprocessor): Difference between revisions

From Wikipedia, the free encyclopedia
Browse history interactively
← Previous editNext edit →
Content deleted Content added
VisualWikitext
Tagremover (talk | contribs)
4,797 edits
No edit summary
Tagremover (talk | contribs)
4,797 edits
No edit summary
Line 4: Line 4:
The [[Fujitsu]] '''FR-V''' (Fujitsu [[RISC]]-[[VLIW]]) is one of the very few [[central processing unit|processors]] ever able to process both a [[very long instruction word]] (VLIW) and [[vector processor]] [[Instruction set|instruction]]s at the same time, increasing [[throughput]] with high [[parallel computing]] while increasing [[performance per watt]] and [[computer architecture|hardware]] efficiency. The family was presented in 1999.<ref>[http://www.fujitsu.com/downloads/MAG/vol36-1/paper06.pdf Fujitsu Scientific & Technical Journal: FR500 VLIW-architecture High-performance Embedded Microprocessor by Takao Sukemura]</ref> Its design was influenced by the VPP500/5000 models of the [[Fujitsu VP]]/[[Fujitsu VP2000|2000]] vector processor [[Supercomputer architecture|supercomputer]] line.<ref>[http://translate.google.com/translate?sl=auto&tl=en&js=n&prev=_t&hl=en&ie=ISO-8859-1&layout=2&eotf=1&u=http%3A%2F%2Fascii.jp%2Felem%2F000%2F000%2F346%2F346429%2F 8way VLIW CPU quad-core CPU] Fujitsu Laboratories (translated)</ref>
The [[Fujitsu]] '''FR-V''' (Fujitsu [[RISC]]-[[VLIW]]) is one of the very few [[central processing unit|processors]] ever able to process both a [[very long instruction word]] (VLIW) and [[vector processor]] [[Instruction set|instruction]]s at the same time, increasing [[throughput]] with high [[parallel computing]] while increasing [[performance per watt]] and [[computer architecture|hardware]] efficiency. The family was presented in 1999.<ref>[http://www.fujitsu.com/downloads/MAG/vol36-1/paper06.pdf Fujitsu Scientific & Technical Journal: FR500 VLIW-architecture High-performance Embedded Microprocessor by Takao Sukemura]</ref> Its design was influenced by the VPP500/5000 models of the [[Fujitsu VP]]/[[Fujitsu VP2000|2000]] vector processor [[Supercomputer architecture|supercomputer]] line.<ref>[http://translate.google.com/translate?sl=auto&tl=en&js=n&prev=_t&hl=en&ie=ISO-8859-1&layout=2&eotf=1&u=http%3A%2F%2Fascii.jp%2Felem%2F000%2F000%2F346%2F346429%2F 8way VLIW CPU quad-core CPU] Fujitsu Laboratories (translated)</ref>


Featuring a 1-8 way very long instruction word (VLIW, [[Multiple Instruction Multiple Data]] (MIMD), up to 256 bit) instruction set it additionally uses a 4-way [[SIMD|single instruction, multiple data]] (SIMD) vector processor core. A [[32-bit]] [[RISC]] instruction set in the [[superscalar]] core is combined with most variants integrating a dual [[16-bit]] [[media processor]] also in VLIW and vector architecture. Each processor core is [[Instruction pipeline|superpipelined]] as well as 4-unit [[superscalar]]. A typical [[integrated circuit]] integrates a [[system on a chip]] and further multiplies speed by integrating [[multi-core processor|multiple cores]].
Featuring a 1-8 way very long instruction word (VLIW, [[Multiple Instruction Multiple Data]] (MIMD), up to 256 bit) instruction set it additionally uses a 4-way [[SIMD|single instruction, multiple data]] (SIMD) vector processor core. A [[32-bit]] [[RISC]] instruction set in the [[superscalar]] core is combined with most variants integrating a dual [[16-bit]] [[media processor]] also in VLIW and vector architecture. Each processor core is [[Instruction pipeline|superpipelined]] as well as 4-unit [[superscalar]].
A typical [[integrated circuit]] integrates a [[system on a chip]] and further multiplies speed by integrating [[multi-core processor|multiple cores]].


==Variants==
==Variants==

Revision as of 02:10, 16 December 2012

This page is about the Fujitsu microprocessor. For the Honda minivan, see Honda FR-V.
Nikon Expeed, including an image/video processor based on FR-V architecture, and a Fujitsu FR microcontroller controlling the chip

The Fujitsu FR-V (Fujitsu RISC-VLIW) is one of the very few processors ever able to process both a very long instruction word (VLIW) and vector processor instructions at the same time, increasing throughput with high parallel computing while increasing performance per watt and hardware efficiency. The family was presented in 1999.[1] Its design was influenced by the VPP500/5000 models of the Fujitsu VP/2000 vector processor supercomputer line.[2]

Featuring a 1-8 way very long instruction word (VLIW, Multiple Instruction Multiple Data (MIMD), up to 256 bit) instruction set it additionally uses a 4-way single instruction, multiple data (SIMD) vector processor core. A 32-bit RISC instruction set in the superscalar core is combined with most variants integrating a dual 16-bit media processor also in VLIW and vector architecture. Each processor core is superpipelined as well as 4-unit superscalar.

A typical integrated circuit integrates a system on a chip and further multiplies speed by integrating multiple cores.

Variants

The family started with the FR-500, includes FR-300, FR-400, FR-450, FR-550 and FR1000 architecture processors, can run Linux, RTLinux, VxWorks, eCos, ITRON or cryptlib and is also supported by the Softune Integrated development environment and the GNU Compiler Collection or GNUPro.

It is often used for image processing or video processing with most variants including a dual 16-bit media-processor.

Technology

The 2005 presented FR1000 uses a core with 8-way 256-bit VLIW (MIMD) filling its superpipeline as well as a 4-unit superscalar architecture, further increasing its peak performance of each core to up to 28 instructions per clock cycle. Due to the used 4-way single instruction, multiple data (SIMD) vector processor-core, it counts to up to 112 data-operations per cycle and core.[3] The included 4-way vector processor units are a 32-bit integer arithmetic logic unit and floating point unit as well as a 16-bit media-processor, which can process up to twice the operations in parallel.

Some processors have integrated MMU.

Applications

They are used to built the Milbeaut signal processors specialized for image processing,[4][5] with the newest version additionally including an FR-V based HD video H.264 codec engine.[6][7]

The Milbeaut image engines are included in the Leica S2 and Leica M,[8] Nikon DSLRs (see Nikon EXPEED), some Pentax K mount[9] cameras and for the Sigma True-II processor.[10]

See also

References

  1. ^ Fujitsu Scientific & Technical Journal: FR500 VLIW-architecture High-performance Embedded Microprocessor by Takao Sukemura
  2. ^ 8way VLIW CPU quad-core CPU Fujitsu Laboratories (translated)
  3. ^ Fujitsu: FR-V single-chip multicore processor: FR1000
  4. ^ Fujitsu Develops Multi-core Processor for High-Performance Digital Consumer Products
  5. ^ Fujitsu: Milbeaut Imaging Processors
  6. ^ Nikon: EXPEED3 (D-SLR series)
  7. ^ Fujitsu Releases 6th Generation of Milbeaut Imaging Processors
  8. ^ Fujitsu Microelectronics-Leica's Image Processing System Solution For High-End DSLR
  9. ^ Pentax hack: Hardware info
  10. ^ Sigmauser: TRUE Strengths. Written by Stuart Dennison
  • FR Family instruction manual (PDF). Fujitsu. 2007-12-28.
  • Kevin Buettner, Alexandre Oliva, Richard Henderson (2008-03-01). The FR-V FDPIC ABI. Version 1.0b. Red Hat, Inc.{{cite book}}: CS1 maint: multiple names: authors list (link)
  • Alexandre Oliva, Aldy Hernandez (2004-12-10). The FR-V thread-local storage ABI. Version 1.0. Red Hat, Inc.
  • Atsuhiro Suga, Kunihiko Matsunami (2000). "Introducing the FR500 embedded microprocessor" (PDF). IEEE Micro. 20 (4): 21–27. doi:10.1109/40.865863. {{cite journal}}: Unknown parameter |month= ignored (help)
Retrieved from "https://en.wikipedia.org/w/index.php?title=FR-V_(microprocessor)&oldid=528245236"