Jump to content

Clock recovery

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by 68.43.149.99 (talk) at 08:23, 8 February 2007 (linked some telecom line coding schemes). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Some digital data streams, especially high-speed serial data streams (such as the raw stream of data from the magnetic head of a disk drive) are sent without an accompanying clock. The receiver generates a clock from an approximate frequency reference, and then phase-aligns to the transitions in the data stream with a phase-locked loop (PLL). This process is commonly known as clock and data recovery (CDR).

In order for this scheme to work, a data stream must transition frequently enough to correct for any drift in the PLL's oscillator. The limit for how long a clock recovery unit can operate without a transition is known as its maximum consecutive identical digits (CID) specification. To ensure frequent transitions, some sort of encoding is used; 8B/10B encoding is very common, while Manchester encoding serves the same purpose in old revisions of 802.3 local area networks.

See also


Template:Electro-stub Template:Engr-stub