Balajiraja Ravinarayanan

Balajiraja Ravinarayanan

Irland
726 followers 500+ connections

Über uns

- Experienced DFT Engineer/lead/Manager with demonstrable experience from RTL design to…

Activity

Join now to see all activity

Erleben Sie

Bildung

Publications

  • A Unified Memory BIST Diagnostics and Failure Analysis Flow

    SNUG SIlicon Valley 2022

  • A SystemVerilog interface based external MBIST solution for Intel AI designs suitable for Intel and TSMC processes

    Design & Test Technology Conference (DTTC), Intel Corporation

  • From Architecture to Silicon: A Unified MBIST Diagnostics and Failure Analysis Flow for Intel VPU Products

    Design & Test Technology Conference (DTTC), Intel Corporation

  • Hierarchical Nested-Ring MBIST Architecture for Intel VPU products

    Synopsys User Group (SNUG) Europe 2020

  • RTL Design Validation Using Static Connectivity Checks

    SNUG WORLD 2021

Honors & Awards

  • IEEE Senior member

    IEEE

Recommendations received

More activity by Balajiraja

View Balajiraja’s full profile

  • See who you know in common
  • Get introduced
  • Contact Balajiraja directly
Join to view full profile

Other similar profiles

Gemeinsame Artikel erkunden

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Explore More

Add new skills with these courses